



Figure 10. Test Circuit for Common Mode Transient Immunity and Typical Waveforms



LSTTL to CMOS Interface Circuit



es LED Drive with Open Collector Gate 4 K  $\!\Omega$  Resistor Shunts I  $_{OH}$  from the LED)

um slew rate of the common mode voltage ned with the output voltage in the logic low . CM<sub>H</sub> is the maximum slew rate of the oltage that can be sustained with the output

c high state  $V_{\rm O}$  > 2.0 V. est to validate the UL 220 Vac rating. This slidated by a 2500 Vac 1 sec test.


ta sheet for more information.

2, V<sub>O</sub> is on pin 6

# HEWLETT PACKARD

# VERY HIGH CMR, WIDE V<sub>CC</sub> DUAL LOGIC GATE OPTOCOUPLER

HCPL-2231 HCPL-2232




#### Features

- VERY HIGH COMMON MODE REJECTION 5 KW/µsec AT 300 V GUARANTEED (HCPL-2232)
- WIDE V<sub>CC</sub> RANGE (4.5 TO 20 VOLTS)
- 300 ns PROPAGATION DELAY GUARANTEED OVER THE FULL TEMPERATURE RANGE
- 5 MBAUD TYPICAL DATA RATE
- LOW INPUT CURRENT (1.8 mA)
- TOTEM POLE OUTPUT (NO PULLUP RESISTOR REQUIRED)
- GUARANTEED PERFORMANCE FROM -40°C TO +85°C
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF U.L. (FILE NO. E55361) FOR DIELECTRIC WITHSTAND PROOF TEST VOLTAGES OF 1440 Vac, 1 MINUTE AND 2500 Vac, 1 MINUTE (OPTION 010)
- HCPL-5230/1 COMPATIBILITY

#### Applications

- ISOLATION OF HIGH SPEED LOGIC SYSTEMS
- COMPUTER-PERIPHERAL INTERFACES
- MICROPROCESSOR SYSTEM INTERFACES
- GROUND LOOP ELIMINATION
- PULSE TRANSFORMER REPLACEMENT
- HIGH SPEED LINE RECEIVER



#### Description

The HCPL-2231/2 are dual-channel, optically-coupled logic gates. The detectors have totem pole output stages and optical receiver input stages with built-in Schmitt triggers to provide logic compatible waveforms, eliminating the need for additional waveshaping.

A superior internal shield on the HCPL-2232 guarantees common mode transient immunity of 5,000 V/ $\mu$ sec at a common mode voltage of 300 volts.

The electrical and switching characteristics of the HCPL-2231/2 are guaranteed from –40°C to +85°C and a  $\rm V_{CC}$  from 4.5 volts to 20 volts. Low  $\rm I_F$  and wide  $\rm V_{CC}$  range allow compatibility with TTL, LSTTL, and CMOS logic and result in lower power consumption compared to other high speed couplers. Logic signals are transmitted with a typical propagation delay of 150 nsec.

# Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	Voc	4.5	20	Volts
Input Current (High)	I <sub>F</sub> (ON)	2.5*	5	mA
Input Voltage (Low)	V <sub>F</sub> (OFF)	_	8.0	Volts
Operating Temperature	TA	-40	85	°C
Fan Out per Channel	N		4	TTL Load

\*2.5 mA condition includes an LED degradation guardband. Initial switching threshold is 1.8 mA or less. See Figure 12.

## Recommended Circuit Design




Figure 1. Recommended LSTTL to LSTTL Circuit

## **Absolute Maximum Ratings**

	<b>J</b> •
Storage Temperature	-55°C to +125°C
Operating Temperature	40°C to +85°C
Lead Solder Temperature	260°C for 10 a
(1.6 mm belo	w seating plans
Average Forward Input Current — In	10 m 01
Peak Transient Input Current — IF	1 A[1]
(≤1 μs Pulse	Width, 300 pps)
Reverse Input Voltage	E7/(4)
Supply Voltage — V <sub>CC</sub>	min 20 V may
Output Voltage — Vo0.5 V m	in. 20 V may (1)
Total Package Power Dissipation	294 mlas
Output Power Dissipation — Po per Channe	1 5:
Average Output Current — IO per Channel .	' · · · · · · Fig. 8
	· · · · · · · 25 mA

#### **Electrical Characteristics**

 $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$ ,  $4.5 \text{ V} \le V_{CC} \le 20 \text{ V}$ ,  $1.8 \text{ mA} \le I_{F (ON)} \le 5 \text{ mA}$ ,  $0 \text{ V} \le V_{F (OFF)} \le 0.8 \text{ V}$ , unless otherwise specified. All Typicals at  $T_{A}$  = 25°C.

Parameter		Symbol	Min.	Typ.	Max.	Units	Test Conditions		Figure	Note			
Logic Low	ogic Low Output Voltage				0.5	Volts	I <sub>OL</sub> = 6.4 mA (4 7	2,4	1				
Logic High	Output Voltage	V <sub>OH</sub>	2.4 2.7			Volts	$I_{OH} = -2.6 \text{ mA}$ $I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> = 4.5 V	3, 4, 9	1			
	kage Current	Іонн			100	μА	V <sub>O</sub> = 5.5 V	Ic = 5 mA	I <sub>F</sub> = 5 mA	Ic = 5 mA	Ir = 5 mA		
(Vout > Voc	o)	I 'OHH			500	μА	V <sub>O</sub> = 20 V	V <sub>CC</sub> = 4.5 V		- 1			
Logic Low S	Supply Current	Iccl		7.4	12.0	mA	V <sub>CC</sub> = 5.5 V						
<u> </u>	11 / ==	, COL		8.6	14.0	mA	V <sub>CC</sub> = 20 V	V <sub>F</sub> = 0 V					
Logic High:	Supply Current	Гоон		4.8	8.0	mA	V <sub>CC</sub> = 5.5 V						
-	117	TOCH		5.4	10.0	mA	V <sub>CC</sub> = 20 V	$I_F = 5 \text{ mA}$					
Logic Low S		lost	15			mA	V <sub>O</sub> = V <sub>CC</sub> = 5.5 V						
Output Curr	ent	·USL	20			mA	$V_{\rm O} = V_{\rm CC} = 20  \rm V$	V <sub>F</sub> = 0.V		1, 2			
	Short Circuit	losh	-10			mA	V <sub>CC</sub> = 5.5 V	I <sub>E</sub> =5mA					
Output Curr	ent	108H	20			mA	V <sub>CC</sub> = 20 V	Vo = GND		1, 2			
Input Forwa	rd Voltage	V <sub>F</sub>		1.5	1.7	Volts	I <sub>F</sub> = 5 mA, T <sub>A</sub> = 25°C		5	1			
Input Revers Voltage	e Breakdown	V <sub>H</sub>	5			Volts			100	1			
Input Diode	Temperature	$\Delta V_{F}$											
Coefficient		ΔΤΑ		-1.7		mV/°C	I <sub>F</sub> = 5 mA						
nput-Output	t Insulation	l <sub>I-O</sub>			1	μΑ	V <sub>I-O</sub> = 3000 VDC T <sub>A</sub> = 25°C, t = 5 s Relative Humidity = 45%			3, 6			
	OPTION 010	V <sub>ISO</sub>	2500			V <sub>RMS</sub>	RH ≤ 50%, t = 1 m	in.		7			
nput-Output	Resistance	R <sub>I-O</sub>		1012			V <sub>I-O</sub> = 500 VDC		-	3			
npüt-Output	Capacitance	C <sub>I-O</sub>		0.6		pF	f = 1 MHz, V <sub>I-O</sub> = 0 VDC			3			
nput Capacii	tance	C <sub>IN</sub>		60			f = 1 MHz, V <sub>E</sub> = 0 \			1			
nput-Input Ir eakage Curr		$I_{j+1}$		0.005		μΔ.	Relative Humidity = 45% t = 5 s, V <sub>I-I</sub> = 500 V			8			
lesistance (Ir	nput-Input)	R <sub>I-I</sub>		1011			V <sub>I-I</sub> = 500 V			8			
apacitance	(Input-Input)	CI-I		0.25			f = 1 MHz			8			

#### Switching (

0 ≤ V<sub>F(OFF)</sub> ≤ 0 3 V. AI

#### Parameter

Propagation Delay T Logic Low Output Logic Low Option to Logic Logic High Output L

Output Rise Time (10 Output Fall Time (90

#### Parameter

Logic High Common Transient Immunity

Logic Low Commor Transient Immunity




Figure 2. Typical Logic I Voltage vs. Ten




Figure 5. Typical Input Di Characteristic

## um Ratings

40°C to +85°C
260°C for 10 s
1.6 mm below seating plane)
_1 10 mA[1]
le (
(≤1 μs rulse Width, 300 pps)
0.0 V min., 20 V max.
0.5 V min., 20 V max.[1]
n294 mW
per ChannelFig. 8
er Channel 25 mA

rwise specified.

	Figure	Note		
Loads)	2, 4	1		
<sub>GC</sub> = 4.5 V	3, 4, 9	1		
= = 5 mA <sub>CC</sub> = 4.5 V		1		
F=0V				
<sub>F</sub> = 5 mA				
/ <sub>F</sub> = 0 V		1, 2		
F = 5 - 1 1 <sub>0</sub> =		1, 2		
)	5	1		
C		1		
4504		3, 6		
- 45%		7		
1.		3		
/DC		3		
		1		
= 45%		8		
		8		
		8		

# $\begin{array}{l} \textbf{SWitching CharacteristicS} & -40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}, \, 4.5\,\text{V} \leq \text{V}_{CC} \leq 20\,\text{V}, \, 1.8\,\text{mA} \leq \text{I}_{F\,(ON)} \leq 5\,\text{mA}, \\ 0 \leq \text{V}_{F\,(OFF)} \leq 0.8\,\,\text{V}. \, \, \text{All Typicals at } T_{A} = 25^{\circ}\text{C}, \, \text{V}_{CC} = 5\,\text{V}, \, \text{I}_{F\,(ON)} = 3\,\text{mA} \, \, \text{unless otherwise specified.} \\ \end{array}$

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low Output Level			150		กร	Without Peaking Capacitor	6.77	
	tpHL		150	300		With Peaking Capacitor 6, 7		1, 4
Propagation Delay Time to			110			Without Peaking Capacitor	6.7	4 4
Logic High Output Level	High Output Level tpLH 90 300 ns	With Peaking Capacitor	6,7	1, 4				
Output Rise Time (10-90%)	t <sub>r</sub>		30		ns		6, 10	1
Output Fall Time (90-10%)	t <sub>f</sub>		7		ns		6, 10	1

Parameter	Symbol    CM <sub>H</sub>	Device	Min. 1,000	+	Test Condition	Figure	Note	
Logic High Common Mode Transient Immunity		HCPL-2231			Vcm = 50 V	I <sub>F</sub> = 1.8 mA V <sub>CC</sub> = 5 V	11	1.5
Transient Immunity		HCPL-2232	5,000	V/μs	Vcm = 300 V	T <sub>A</sub> = 25°C	11	1, 0
Logic Low Common Mode Transient Immunity	ICM. I	HCPL-2231	1,000	V/μs	Vcm = 50 V	V <sub>F</sub> = 0 V V <sub>CC</sub> = 5 V	11	4.5
	LOME!	HCPL-2232	5,000	V/μs	Vcm = 300 V	T <sub>A</sub> = 25°C	11	1,5




Figure 2. Typical Logic Low Output Voltage vs. Temperature




Figure 3. Typical Logic High Output Current vs. Temperature




Figure 4. Output Voltage vs. Forward Input Current






Figure 5. Typical Input Diode Forward Characteristic








Figure 7. Typical Propagation Delays vs. Temperature




Figure 8. Maximum Output Power per Channel vs. Supply Voltage




Figure 9. Typical Logic High Output Voltage vs. Supply Voltage




Figure 10. Typical Rise, Fall Time vs.
Temperature




Figure 11. Test Circuit for Common Mode Transient Immunity and Typical Waveforms




Figure 12. Typical Input Threshold
Current vs. Temperature




Figure 13. LSTTL to CMOS Interface Circuit




Figure 14. Alternate LED Drive Circuit





Figure 15. Series LED Drive with Open Collector Gate (6.04  $\rm K\Omega$  Resistor Shunts I $_{\rm OH}$  from the LED)

#### Notes:

- 1. Each channel.
- 2. Duration of output short circuit time should not exceed 10 ms.
- 3. Device considered a two terminal device: pins 1, 2, 3 and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.
- 4. The t<sub>PLH</sub> propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The t<sub>PHL</sub> propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.
- 5. CM<sub>L</sub> is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state.  $V_{\rm O} < 0.8\,{\rm V.}$  CM<sub>H</sub> is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state  $V_{\rm O} > 2.0\,{\rm V.}$
- This is a proof test to validate the UL 220 Vac rating. This rating is equally validated by a 2500 Vac 1 sec test.
- 7. See Option 010 data sheet for more information.
- 8. Measured between pins 1 and 2, shorted together, and pins 3 and 4, shorted together.





## Features

- GUARANTE!  $V_F \le 1.5 V$
- HIGH SPEED
  TEMPERATU
- VERSATILE: CMOS
- MORE EFFIC
- INTERNAL S
   MODE REJE
- SCHOTTKY
   OUTF VI
   RESI
- STATIC AND GUARANTEI
- SPECIAL SE
- PROGRAM C DIELECTRIC VOLTAGES ( 2500 Vac, 1 N

#### Applicat

- . GROUND LC
- COMPUTER
- LEVEL SHIF
- MICROPROC
- DIGITAL ISC
- RS-232-C IN
- HIGH SPEEL RECEIVER